Skip to search boxSkip to navigationSkip to main content

Using tiling to scale parallel data cube construction

  • Ruoming Jin(corresponding author)
    ,
  • Karthik Vaidyanathan
    ,
  • Ge Yang
    ,
  • Gagan Agrawal
*Corresponding author for this work
  • Ohio State University
Scholary Output:
Chapter in Book/Report/Conference proceeding
Conference contribution

Related Event

Title

Proceedings - 2004 International Conference on Parallel Processing, ICPP 2004

Event type

Conference

Date

08/15/2004 - 08/18/2004

Location

Montreal, QueCanada

Abstract

Data cube construction is a commonly used operation in data warehouses. Because of the volume of data that is stored and analyzed in a data warehouse and the amount of computation involved in data cube construction, it is natural to consider parallel machines for this operation. Also, for both sequential and parallel data cube construction, effectively using the main memory is an important challenge. In our prior work, we have developed parallel algorithms for this problem. In this paper, we show how sequential and parallel data cube construction algorithms can be further scaled to handle larger problems, when the memory requirements could be a constraint. This is done by tiling the input and output arrays on each node. We address the challenges in using tiling while still maintaining the other desired properties of a data cube construction algorithm, which are, using minimal parents, and achieving maximal cache and memory reuse. We present a parallel algorithm that combines tiling with interprocessor communication. Our experimental results show the following. First, tiling helps in scaling data cube construction in both sequential and parallel environments. Second, choosing tiling parameters as per our theoretical results does result in better performance.

Publication Information

Output type

Scholary Output:
Chapter in Book/Report/Conference proceeding
Conference contribution

Original language

English (US)

Pages from-to (Number of pages)

Pages 365-372 (8 pages)

Publication milestones

  • Published - 2004

Publication status

Published - 2004

Publication series

  • Publication series name: Proceedings of the International Conference on Parallel Processing
    ISSN (Print): 0190-3918
0769521975

Publication IDs

  • Scopus: 10044240505

Host publication title

Proceedings - 2004 International Conference on Parallel Processing, ICPP 2004

Host publication editors

  • R. Eigenmann

Publication metrics

Metrics

Scopus
citations
SciVal
Author count
4
SciVal
Paper percentile
32
SciVal
citations
1
Fractional count
1
Fractional count
0.25
Fractional count
3
Fractional count
0.75
Fractional count
1
Fractional count
1

PlumX, opens in new tab

Captures
5
Citation count
2